Kimball Electronics: The 2016 Circuits Assembly Company of the Year

Printed Circuit Design & Fab Circuits Assembly

10 Years

Of RoHS
Was Pb-Free Worth It?

Speed, Ease of Use or Cost?
What CAD Users Prefer

Via-in-Pad for Flex

The New IPC Traceability Standard

Siemens Deals for Mentor

Pcdandff.com
Circuitsassembly.com
December 2016
**Filled Out**

Is via-in-pad a solution for dense flex boards?

**QUESTION:** I just designed a flex circuit with six layers and very high density on the outer layer, which limits fan out. I have used via-in-pad on similar rigid design, and it has worked very well. Can this strategy also be used on flex circuits?

Via-in-pad is a great cool to free some PCB real estate, but there are a few things to know about using this construction with flex. I assume that on the rigid design, vias in the SMT pads were filled with a nonconductive resin and then planarized. This leaves a really smooth surface for the assembler to work with and process normally. I would not go so far as to say via fill and planarization are easy on rigid PCBs, but I will say they are much easier on a rigid PCB than on flex. The biggest reason for the added difficulty is the uneven topography of a flex compared to a rigid PCB.

On rigid PCBs, vias are typically filled after the initial interconnect copper plating and before the final cap plating. At this point, a rigid panel is typically very smooth and planar, and the outer surfaces have almost no topography. Rigid laminates and prepregs used in rigid construction act to fill between internal etched features. The via operation usually involves a process similar to screen printing. Some fill material is applied to a flex panel, it fills the via and effectively filling them without adding a significant amount of plated copper on the panel surface. Excess surface copper plating can make it very difficult to define very small features on outer layers that typically go hand in hand with designs that require via-in-pad. Since vias are selectively plated with only copper and there is no resin fill, there is no need for a subsequent sanding operation; hence, the uneven topography of the flex circuit is a non-issue. The downside to this process is the “filled” in vias are almost never completely filled. There is typically a very small dimple on the SMT pad surface where each via is located.

On larger SMT pads (FIGURE 1) this is usually not an issue, but on very small pads such as 01005 chips and small BGAs (FIGURE 2) the dimple can pose challenges for the assembler. Sometimes the component assembler must modify their tools and processes to deal with the small depressions (e.g., adding slightly more solder paste to pads that contain a dimple).

Everything I have covered to this point assumes multilayer flex. Multilayer flex is to fill the vias with copper plating. Many flex suppliers have special copper plating lines that will preferentially plate via holes and effectively filling them without adding a significant amount of plated copper on the panel surface. Excess surface copper plating can make it very difficult to define very small features on outer layers that typically go hand in hand with designs that require via-in-pad. Since vias are selectively plated with only copper and there is no resin fill, there is no need for a subsequent sanding operation; hence, the uneven topography of the flex circuit is a non-issue. The downside to this process is the “filled” in vias are almost never completely filled. There is typically a very small dimple on the SMT pad surface where each via is located.

**FIGURE 1.** Small dimples in larger SMT pads typically do not pose issues during component assembly due to the relatively small area they cover on the pad.

**FIGURE 2.** Small dimples on very small pads can cause some assembly headaches since the dimple occupies a large portion of the pad surface.